Please use this identifier to cite or link to this item: http://scholarbank.nus.edu.sg/handle/10635/121957
Title: FAULT-TOLERANT MULTI-PROCESSOR SYSTEMS FOR NANO-SATELLITES
Authors: SHYAMSUNDAR VENKATARAMAN
Keywords: fpga, fault tolerance, multi-processor, nano-satellite, error correction, single event upset
Issue Date: 18-Aug-2015
Source: SHYAMSUNDAR VENKATARAMAN (2015-08-18). FAULT-TOLERANT MULTI-PROCESSOR SYSTEMS FOR NANO-SATELLITES. ScholarBank@NUS Repository.
Abstract: Single Event Upsets (SEUs) inadvertently change the configuration bits of Static-RAM (SRAM)-based Field Programmable Gate Arrays (FPGAs), leading to erroneous output until the error has been corrected. Current commerially-off-the-shelf (COTS) FPGAs have not been built to withstand such errors, which are commong in space environments. In this work we propose a three-fold cross-layer solution which is able to handle different types of faults encountered by SRAM-based FPGAs in nanosat payloads. The solutions proposed at each level are independent from the other levels and can provide good fault tolerance. Moreover, the solutions at different levels can run in conjunction with each other without interfering with the operations of one another. These solutions have been implemented and verified on COTS FPGAs and show a very good tolerance to faults.
URI: http://scholarbank.nus.edu.sg/handle/10635/121957
Appears in Collections:Master's Theses (Open)

Show full item record
Files in This Item:
File Description SizeFormatAccess SettingsVersion 
VenkataramanS.pdf2.66 MBAdobe PDF

OPEN

NoneView/Download

Page view(s)

48
checked on Jan 21, 2018

Download(s)

142
checked on Jan 21, 2018

Google ScholarTM

Check


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.