Please use this identifier to cite or link to this item:
|Title:||CMOS compatible dual metal gate integration with successful Vth adjustment on high-k HfTaON by high-temperature metal intermixing|
Dual work function
|Citation:||Ren, C., Chan, D.S.H., Loh, W.Y., Lo, G.Q., Balasubramanian, N., Kwong, D.-L. (2007-11). CMOS compatible dual metal gate integration with successful Vth adjustment on high-k HfTaON by high-temperature metal intermixing. Solid-State Electronics 51 (11-12) : 1479-1484. ScholarBank@NUS Repository. https://doi.org/10.1016/j.sse.2007.09.026|
|Abstract:||In this paper, we report for the first time a novel dual metal gate (MG) integration process for gate-first CMOS platform by utilizing the intermixing (InM) of laminated ultra-thin metal layers during high-temperature annealing at 1000 °C. In this process, an ultra-thin (∼2 nm) TaN film is first deposited on gate dielectric as a buffer layer. Preferable laminated metal stacks for NMOS and PMOS are then formed on a same wafer through a selective wet-etching process in which the gate dielectric is protected by the TaN buffer layer. Dual work function for CMOS can finally be achieved by the intermixing of the laminated metal films during the S/D activation annealing. To demonstrate this process, prototype metal stacks of TaN/Tb/TaN (NMOS) and TaN/Ti/HfN (PMOS) has been integrated on a single wafer, with WF of 4.15 and 4.72 eV achieved, respectively. Threshold voltage (Vth) adjustment and transistor characteristics on high-k HfTaON dielectric are also studied. © 2007 Elsevier Ltd. All rights reserved.|
|Source Title:||Solid-State Electronics|
|Appears in Collections:||Staff Publications|
Show full item record
Files in This Item:
There are no files associated with this item.
checked on Oct 17, 2018
WEB OF SCIENCETM
checked on Oct 9, 2018
checked on Oct 12, 2018
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.